



# Week 14: Chap. 18c High-D Detectors

## Multidimensional DAQ

### High Dimensional Detector Systems

- FPGA's
- Digital DAQ
- ASICs
- HiRA ASIC
- MUST ASIC
- STAR FEE card

## Miscellaneous Detectors



XIA PIXE-16's

# Complex Detector Electronics: FPGA's & ASIC's

Complex systems and experiments with very high channel counts need to process a large number of signals and make logical decisions rapidly. Options for “electronic decision makers” include: a microprocessor (in CAMAC or VME), a field-programmable gate-array (FPGA), or an application-specific integrated-circuit (ASIC).

<http://www.tutorial-reports.com/computer-science>

	performance	NREs	Unit cost	TTM
High	ASIC	ASIC	FPGA	ASIC
	FPGA	FPGA	MICRO	FPGA
Low	MICRO	MICRO	ASIC	MICRO

ASIC = custom IC, MICRO = microprocessor

NRE's – non-recurring eng. costs  
TTM – time to market

*FPGA's ... the manufacturer*


<http://www.xilinx.com/>

*ASIC's ... a course:*

<http://www.csit-sun.pub.ro/resources/asic/CH01.pdf>



© DJMorrissey, 2019




# Complex Detector Electronics: FPGA's


Field Programmable Gate Arrays consist of a two dimensional array of logic blocks and flip-flops with electrically programmable interconnections between the logic blocks. FPGA companies put their effort into the FPGA architecture and the software, where it is much easier to make a profit than building chips.

Each **Logic block** of an FPGA can be configured to provide functionality as simple as that of transistor (switch) or as complex as that of a microprocessor. Each block can implement different combinations of combinational and sequential logic functions.

Typical "Handel-C on Tsunami" design process



Accelerating a C-based algorithm involves translating the code to Handel-C, simulating the Handel-C design on a PC, and then running the design on an FPGA processor.




# Complex Detector Electronics: FPGA's

**F**ield **P**rogrammable **G**ate **A**rrays consist of a two dimensional array of logic blocks and flip-flops with electrically programmable interconnections between the logic blocks. FPGA companies put their effort into the FPGA architecture and the software, where it is much easier to make a profit than building chips.

Each **Logic block** of an FPGA can be configured to provide functionality as simple as that of transistor (switch) or as complex as that of a microprocessor. Each block can implement different combinations of combinational and sequential logic functions.

In a very simple view, operation of the FPGA includes:



1. Preprogramming the array, creating a configuration file and downloading it to the device.
2. A datum/address is read in
3. The system clock is cycled
4. (changing the “state” of the machine)
5. Output may be available ...
6. Return to Step 2



# Complex Detector Electronics: FPGA's

Field Programmable Gate Arrays can be found in CAMAC and VME packages ... the programming is done externally (generally with a simulation code running on a PC) and the result has to be loaded over the backplane.

LeCroy 2366 is a CAMAC-based logic module with 59 ECL lines and a Xilinx 4005 FPGA chip. Any logic that can be implemented as a synchronous (clocked) state machine may be programmed, subject only to the limitations of the size of the Xilinx gate array chip (approximately 5000 gates, current devices have 100x more gates).



Jtec XLM72 is a universal logic VME module using a FPGA executing fast synchronous and combinatorial logic, a 900-MFlops/s floating-point Digital Signal Processor (DSP) executing complex numerical calculations, two 2-Mbyte banks of fast memory, and 72 ECL I/O ports.


# Complex Electronics: “Digital Acquisition-1”

Tektronics Digital Scope




Agilent VME device: E1438C/D  
100 MSa/s Digitizer, DSP & Memory

Agilent 1GSa/s





Mikro Elektronik  
M78 4chan O-scope  
50Mps, 12bit



ChargerLab  
voltage monitor


XIA Pixie-16 – dedicated nuclear physics orientated DAQ device – 16 channels are digitized in a 12-bit ADC at a rate of 100MHz (10 ns). Triggering, pile-up inspection and filtering of the data stream is performed in real time; pulse heights and other event data is calculated on an event-by-event basis. Results are stored in 512K of spectrum memory and 128k of list mode FIFO memory.

# Complex Electronics: “Digital Acquisition-2a”




$$Trace_i = \left(\frac{Q}{C}\right) \frac{1}{1 + e^{-(t_i - t_0)/a}} \quad t_0 = 100ns, a = 10ns$$

$$Filter_i = \sum_{j=i-(L-1)}^i Trace_j - \sum_{j=i-(2L+G-1)}^{i-(L+G)} Trace_j \quad \text{'L' length, 'G' ap}$$




all times in ns  
 $\Delta t = 1ns$  (1GHz trace)

# Complex Electronics: “Digital Acquisition-2b”



$$Trace_i = \left(\frac{Q}{C}\right) \frac{1}{1 + e^{-(t_i - t_0)/a}} \quad t_0 = 100ns, a = 10ns$$


$$Filter_i = \sum_{j=i-(L-1)}^i Trace_j - \sum_{j=i-(2L+G-1)}^{i-(L+G)} Trace_j \quad \text{'L' length, 'G' ap}$$



all times in ns  
 $\Delta t = 1ns$  (1GHz trace)


Change “Gap”

# Complex Electronics: “Digital Acquisition-2c”



$$Trace_i = \left(\frac{Q}{C}\right) \frac{1}{1 + e^{[-(t_i - t_0) / a]}} \quad t_0 = 100ns, a = 10ns$$


$$Filter_i = \sum_{j=i-(L-1)}^i Trace_j - \sum_{j=i-(2L+G-1)}^{i-(L+G)} Trace_j \quad \text{'L' length, 'G' ap}$$



all times in ns  
 $\Delta t = 1ns$  (1GHz trace)


Change “Length”

# Complex Electronics: “Digital Acquisition-2d”



$$Trace_i = \left(\frac{Q}{C}\right) \frac{1}{1 + e^{[-(t_i - t_0)/a]}} \left(\frac{t_i}{\tau}\right) e^{-t_i/\tau}$$

$$Filter_i = \sum_{j=i-(L-1)}^i Trace_j - \sum_{j=i-(2L+G-1)}^{i-(L+G)} Trace_j$$




all times in ns

$\Delta t = 1\text{ns}$  (1GHz trace)

Change Input pulse

# Complex Electronics: “Digital Acquisition-2e”




$$Trace_i = \left( \frac{Q}{C} \right) \frac{1}{1 + e[-(t_i - t_0) / a]}$$

$$Filter_i = \sum_{j=i-L+1}^i Trace_j - \sum_{j=i-2L-G+1}^{i-(L+G)} Trace_j$$

$$"CFD_{i+D}" = F_i - \frac{F_{i-D}}{2^{W+1}} \quad D \rightarrow Delay, W \rightarrow Weight$$


$$CFD_i = f Trace_i - Trace_{i+Delay} \quad f \rightarrow fraction$$



all times in ns  
 $\Delta t = 1\text{ns}$  (1GHz trace)

Create “CFD” output

# Complex Electronics: “Digital Acquisition-2d”




$$Trace_i = \left( \frac{Q}{C} \right) \frac{1}{1 + e^{[-(t_i - t_0) / a]}} \left( \frac{t_i}{\tau} \right) e^{-t_i / \tau}$$

$$Filter_i = \sum_{j=i-L+1}^i Trace_j - \sum_{j=i-2L-G+1}^{i-(L+G)} Trace_j$$

$$"CFD_{i+D}" = F_i - \frac{F_{i-D}}{2^{W+1}} \quad D \rightarrow Delay, W \rightarrow Weight$$

$$CFD_i = f Trace_i - Trace_{i+Delay} \quad f \rightarrow fraction$$




all times in ns  
 $\Delta t = 1\text{ns}$  (1GHz trace)


# Complex Electronics: “Digital Acquisition-2e”

Yesterday, with 100 MHz traces available  
 ... today 250, 500 MHz traces ...  
 (Previous traces sampled every 1ns, 1GHz)



Real example from Chris Prokop, DNP-2013



all times in ns  
 $\Delta t = 10\text{ns}$  (100MHz trace)





# Complex Detector Electronics: HiRA Example



- 20 Telescopes
- 62.3 x 62.3 mm<sup>2</sup> Active Area
- strip pitch 1.8 mm
- 1024 Pixels per telescope

# Complex Detector Electronics: HiRA ASIC



*Developed at Washington University (St. Louis) and Southern Illinois University, this chip board (differential signal output) + one VME module (SIS 14-bit flash ADC) replaces 64 pre-amp's, 32 Shapers, 32 TDCs and 32 ADCs*



- Input is switchable, charge-sensitive [x1, 100 MeV(Si), x500MeV(Si)]
- Shaper x1 with 1 $\mu$ s shaping time
- Time-to-voltage signal against “stop” signal [150 ns, 1.5 $\mu$ s FS]
- Both outputs are held for external sampling by flash ADC

Test by M.Wallace showed 50 keV resolution for  $^{228}\text{Th}$  source ...

# Complex Detector Electronics: MUST2




- 100 cm<sup>2</sup> area on front face
- 288 channels of Energy and Time (each)
- Si 300 μm / Si(Li) 5mm / CsI 4cm

Project **MUST2** (**MUR** à **STrips**) is a multidetector of 10 telescopes; each telescope is made up with two X and Y plans of 128 Si tracks followed by 16 SiLi and 16 CsI. MUST2 is dedicated to the study of the light products produced from the interaction of radioactive beams with a target.

# Complex Detector Electronics: MUST2


Asic solution for the Si, Si(Li) and CsI signals



MUST2 Electronics is based on ASICs (Application Specific Integrated Circuit) so called **MATE**. MATEs are housed on **MUFEE** cards located closed to the detectors. In each MATE 16 detector channels are analog processed in order to get the 16 energy (E) and 16 time (T) analog steps. These steps are serially sent to MUVI.

**MUVI** is a C sized VXI card in which are implemented the 14 bits analog to digital conversion, the digital processing, the physics parameters readout and the MATEs control. MUVI was specially designed in order to pay attention at the aspects of resolution, density of channel and reduction of the dead time of acquisition. It manages 4 telescopes and delivers more than 2000 E and T parameters processed in 4 **CAS** daughter cards.

# Complex Detector Electronics: PPAC's ?





Conventional: resistor chain, two linear channels  
 Problems with small signals, large size – many resistors

STAR Front-End Electronics (134k channels)


<http://arxiv.org/abs/nucl-ex/0205014>

And

<http://www.star.bnl.gov/public/fee/fee.html>





Preamp/Shaper (SAS)




Switched Capacitor Array & ADC (SCA)

# Complex Detector Electronics: ASIC's




# Complex Detector Electronics: CRDC Pads



(C.Freigang, MSU thesis, 2001)

Schematic diagram of Cathode-Readout Drift-Chamber used in Sweeper & S800 focal plane detectors



# Chap. 18c – Data Acquisition: Question

Given the following schematic diagram, what conversion type (algorithm) is used in the STAR-FEE card? What is the average conversion time of the (12-bit,  $2\text{mV } V_{\text{LSB}}$ ) ADC that is part of the STAR-FEE card?

