## Week 14: Chap. 18c High-D Detectors

## Multidimensional DAQ

High Dimensional Detector Systems
-- FPGA's
-- Digital DAQ
-- ASICs
--- HiRA ASIC
--- MUST ASIC
--- STAR FEE card

Miscellaneous Detectors

(C) DJMorrissey, 2019

## Complex Detector Electronics: FPGA' s \& ASIC' s

Complex systems and experiments with very high channel counts need to process a large number of signals and make logical decisions rapidly. Options for "electronic decision makers" include: a microprocessor (in CAMAC or VME), a fieldprogrammable gate-array (FPGA), or an application-specific integrated-circuit (ASIC).
http://www.tutorial-reports.com/computer-science

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Unit |  |  |
| cost |  |  |  |  |$\quad$ TTM

## FPGA 's ... the manufacturer

 http://www.xilinx.com/ASIC's ... a course:
http://www.csit-sun.pub.ro/resources/asic/CH01.pdf

ASIC = custom IC, MICRO = microprocessor
NRE' s - non-recurring eng. costs TTM - time to market

(C) DJMorrissey, 2019


## Complex Detector Electronics: FPGA's

Field Programmable Gate Arrays consist of a two dimensional array of logic blocks and flip-flops with electrically programmable interconnections between the logic blocks. FPGA companies put their effort into the FPGA architecture and the software, where it is much easier to make a profit than building chips.

Each Logic block of an FPGA can be configured to provide functionality as simple as that of transistor (switch) or as complex as that of a microprocessor. Each block can implement different combinations of combinational and sequential logic functions.


Accelerating a C-based algorithm involves translating the code to Handel-C, simulating the HandleC design on a PC, and then running the design on an FPGA processor.

http://www.tutorial-reports.com/computer-science

## Complex Detector Electronics: FPGA's

Field Programmable Gate Arrays consist of a two dimensional array of logic blocks and flip-flops with electrically programmable interconnections between the logic blocks. FPGA companies put their effort into the FPGA architecture and the software, where it is much easier to make a profit than building chips.

Each Logic block of an FPGA can be configured to provide functionality as simple as that of transistor (switch) or as complex as that of a microprocessor. Each block can implement different combinations of combinational and sequential logic functions.

In a very simple view, operation of the FPGA includes:

1. Preprogramming the array, creating a configuration file and downloading it to the device.
2. A datum/address is read in
3. The system clock is cycled
4. (changing the "state" of the machine)
5. Output may be available ...
6. Return to Step 2

(C) DJMorrissey, 2019

## Complex Detector Electronics: FPGA's

Field Programmable Gate Arrays can be found in CAMAC and VME packages ... the programming is done externally (generally with a simulation code running on a PC) and the result has to be loaded over the backplane.

LeCroy 2366 is a CAMAC-based logic module with 59 ECL lines and a Xilinx 4005 FPGA chip. Any logic that can be implemented as a synchronous (clocked) state machine may be programmed, subject only to the limitations of the size of the Xilinx gate array chip (approximately 5000 gates, current devices have 100x more gates).


Jtec XLM72 is a universal logic VME module using a FPGA executing fast synchronous and combinatorial logic, a 900-MFlops/s floating-point Digital Signal Processor (DSP) executing complex numerical calculations, two 2-Mbyte banks of fast memory, and 72 ECL I/O ports.

## Complex Electronics: "Digital Acquisition-1"

Tektronics Digital Scope


(C) DJMorrissey, 2019


Agilent 1GSa/s


Mikro Elektronik M78 4chan O-scope 50Msps,12bit


ChargerLab voltage monitor
XIA Pixie-16 - dedicated nuclear physics orientated DAQ device - 16 channels are digitized in a 12 -bit ADC at a rate of $100 \mathrm{MHz}(10 \mathrm{~ns})$. Triggering, pile-up inspection and filtering of the data stream is performed in real time; pulse heights and other event data is calculated on an event-by event basis. Results are stored in 512K of spectrum memory and 128 k of list mode FIFO memory.

Complex Electronics: "Digital Acquisition-2a"

(C) DJMorrissey, 2019

Complex Electronics: "Digital Acquisition-2b"

(C) DJMorrissey, 2019

Complex Electronics: "Digital Acquisition-2c"


Complex Electronics: "Digital Acquisition-2d"


$$
\begin{aligned}
& \text { Trace }_{i}=\left(\frac{Q}{C}\right) \frac{1}{1+e\left[-\left(t_{i}-t_{0}\right) / a\right]}\left(\frac{t_{i}}{\tau}\right) e^{-t_{i} / \tau} \\
& \text { Filter }_{i}=\sum_{j=i-(L-1)}^{i} \operatorname{Trace}_{j}-\sum_{j=i-(2 L+G-1)}^{i-(L+G)} \operatorname{Trace}_{j}
\end{aligned}
$$

all times in ns
$\Delta \mathrm{t}=1 \mathrm{~ns}$ ( 1 GHz trace)

Change Input pulse

© DJMorrissey, 2019

Complex Electronics: "Digital Acquisition-2e"

$\operatorname{Trace}_{i}=\left(\frac{Q}{C}\right) \frac{1}{1+e\left[-\left(t_{i}-t_{0}\right) / a\right]}$

Filter $_{i}=\sum_{j=i-L+1}^{i}$ Trace $_{j}-\sum_{j=i-2 L-G+1}^{i-(L+G)}$ Trace $_{j}$
"CFD $D_{i+D} "=F_{i}-\frac{F_{i-D}}{2^{W+1}} \quad D \rightarrow$ Delay, $W \rightarrow$ Weight
$C F D_{i}=f$ Trace $_{i}-$ Trace $_{i+\text { Delay }} \quad f \rightarrow$ fraction
all times in ns
$\Delta \mathrm{t}=1 \mathrm{~ns}$ ( 1 GHz trace)

Create "CFD" output
© DJMorrissey, 2 o 19


Complex Electronics: "Digital Acquisition-2d"


Trace $_{i}=\left(\frac{Q}{C}\right) \frac{1}{1+e\left[-\left(t_{i}-t_{0}\right) / a\right]}\left(\frac{t_{i}}{\tau}\right) e^{-t_{i} / \tau}$

Filter $_{i}=\sum_{j=i-L+1}^{i}$ Trace $_{j}-\sum_{j=i-2 L-G+1}^{i-(L+G)}$ Trace $_{j}$
$" C F D_{i+D} "=F_{i}-\frac{F_{i-D}}{2^{W+1}} \quad D \rightarrow$ Delay, $W \rightarrow$ Weight
CFD $_{i}=f$ Trace $_{i}-$ Trace $_{i+\text { Delay }} \quad f \rightarrow$ fraction

> all times in ns
> $\Delta \mathrm{t}=1 \mathrm{~ns}$ ( 1 GHz trace)

## Complex Electronics: "Digital Acquisition-2e"



Yesterday, with 100 MHz traces available ... today $250,500 \mathrm{MHz}$ traces ...
(Previous traces sampled every 1ns, 1GHz)

Real example from Chris Prokop, DNP-2013

> all times in ns
> $\Delta \mathrm{t}=10 \mathrm{~ns}(100 \mathrm{MHz}$ trace $)$

(C) DJMorrissey, 2019

## Complex Detector Electronics: HiRA Example

4x CsI(Tl) 4cm


(C) DJMorrissey, 2019

## Complex Detector Electronics: HiRA ASIC

Developed at Washington University (St. Louis) and Southern Illinois University, this chip board (differential signal output) + one VME module (SIS 14-bit flash ADC) replaces 64 pre-amp 's, 32

Shapers, 32 TDCs and 32 ADCs

-Input is switchable, charge-sensitive [x1, $100 \mathrm{MeV}(\mathrm{Si}), \mathrm{x} 500 \mathrm{MeV}(\mathrm{Si})$ ]

- Shaper x 1 with $1 \mu$ s shaping time
-Time-to-voltage signal against "stop" signal [150 ns, 1.5 $\mu \mathrm{s}$ FS]
-Both outputs are held for external sampling by flash ADC
Test by M.Wallace showed 50 keV resolution for ${ }^{228} \mathrm{Th}$ source ...
© DJMorrissey, 2019


## Complex Detector Electronics: MUST2



## MUST2



- $100 \mathrm{~cm}^{2}$ area on front face
- 288 channels of Energy and Time (each)
-Si $300 \mu \mathrm{~m} / \mathrm{Si}(\mathrm{Li}) 5 \mathrm{~mm} / \mathrm{CsI} 4 \mathrm{~cm}$

Project MUST2 (MUr à STrips) is a multidetector of 10 telescopes; each telescope is made up with two X and Y plans of 128 Si tracks followed by 16 SiLi and 16 CsI . MUST2 is dedicated to the study of the light products produced from the interaction of radioactive beams with a target.

## Complex Detector Electronics: MUST2

## Asic solution for the $\mathrm{Si}, \mathrm{Si}(\mathrm{Li})$ and Csl signals

- $16 \mathrm{ch}(\mathrm{E} \& \mathrm{~T})$
- Bipolar
- Energy
- Shaping: $1 \mu \mathrm{~s} / 3 \mu \mathrm{~s}$
- Range: $10-200 \mathrm{MeV}$
- 20 keV FWHM (gene)
- Time
- Leading Edge
- TAC ( $300 / 600 \mathrm{~ns}$ )
- 300 ps FWHM (gene)
- Slow Control (I2C)
- Inspection (Debug)
- Chip $36 \mathrm{~mm}^{2}$
- BCMOS $0.8 \mu$
- 16000 transistors
- $35 \mathrm{~mW} / \mathrm{ch}$
- Serial output 2 MHz


MUFEE
( 2 x per tel)


9x MATE
1x bus I2C
$2 x$ analog bus (Idif)
1x control line Internal generator Temperature probe

MUST2 Electronics is based on ASICs (Application Specific Integrated Circuit) so called MATE. MATEs are housed on MUFEE cards located closed to the detectors. In each MATE 16 detector channels are analog processed in order to get the 16 energy ( E ) and 16 time (T) analog steps. These steps are serially sent to MUVI.

MUVI is a C sized VXI card in which are implemented the 14 bits analog to digital conversion, the digital processing, the physics parameters readout and the MATEs control. MUVI was specially designed in order to pay attention at the aspects of resolution, density of channel and reduction of the dead time of acquisition. It manages 4 telescopes and delivers more than 2000 E and T parameters processed in 4 CAS daughter cards.

## Complex Detector Electronics: PPAC's ?



Conventional: resistor chain, two linear channels Problems with small signals, large size - many resistors

STAR Front-End Electronics (134k channels)
$\uparrow$ http://arxiv.org/abs/nucl-ex/0205014 And
http://www.star.bnl.gov/public/fee/fee.html

- ○


Preamp/Shaper (SAS)


Switched Capacitor Array \& ADC (SCA)

## Complex Detector Electronics: ASIC's


(C) DJMorrissey, 2019

## Complex Detector Electronics: CRDC Pads


(C.Freigang, MSU thesis, 2oo1)

Schematic diagram of Cathode-Readout Drift-Chamber used in Sweeper \& S800 focal plane detectors


## Chap. 18c - Data Acquisition: Question

Given the following schematic diagram, what conversion type (algorithm) is used in the STAR-FEE card? What is the average conversion time of the (12-bit, $2 \mathrm{mV} \mathrm{V}_{\mathrm{LSB}}$ ) ADC that is part of the STAR-FEE card?


